Course Description: This course covers basic logic gates, combinatorial and sequential circuits, finite state machines, memories, RISC-V processor instruction set, pipelining and performance, RISC, CISC, ISA, assembler, linker, loader, caches, virtual memory, interrupts, parallelism It includes the topics of input and output elements. Within the scope of the course, the control and ALU blocks of a RISC-V processor, whose initial design is given, will be designed and verified using the basic SystemVerilog language features.
Categories